

For the traces in this portion,  
use internal layers  
and cover with Frame Ground plane.

RJ45

TX

TX+

TX-

VQ0855051113

R1

R2

R3

R4

R5

R6

R7

R8

R9

R10

R11

R12

R13

R14

R15

R16

R17

R18

R19

R20

R21

R22

R23

R24

R25

R26

R27

R28

R29

R30

R31

R32

R33

R34

R35

R36

R37

R38

R39

R40

Transformer

Tie the connector shells  
to Frame Ground.

Void +3.3V and Ground planes  
underneath the transformer.

Tie to Frame Ground.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

PHY address is  
set to 00000b  
with internal  
pull-down.

Connect to an input port of CPU.

BCM5221 (Broadcom)

PHY

IC1

VQCBM5221KPTG

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

Connect to an output port of CPU or system reset.  
If a watchdog timer for the CPU overflows,  
the RESET of PHY and MNM1221 should be set to LOW  
for safety.

Place capacitors close to the following pairs.  
pin3-4,15-16,28-29,39-40,53-54,78-79,89-90

ASIC

IC2

VQCBM1221

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

D<sub>1</sub>with pull-down 50k

U<sub>1</sub>with pull-up 50k

In Master, normally use 32bits-bus.

Data Bus (unit: byte)

Address Bus (unit: byte)

	MODE1	MODE0	BUSMODE
Master 16bits	0	0	0
Master 32bits	0	0	1
slave 16bits	0	1	0
slave 8bits	0	1	1

When 32bit-bus, tie pin 60 to +3.3V.  
32bit-bus is more recommended  
than 16bit-bus shown in this schematic.

According to required EMC condition,  
adjust CR filter close to RESET input of PHY and MNM1221.

PHY Configurations:

- Auto-Negotiation Disable
- 100BASE-TX
- Full-Duplex
- Auto-MDIX Disable
- PHY Address: 00h
- MII Mode

Rev. 2

PK100	PRINT CIRCUIT BOARD	581DTAKAL	RELAT	1	KO	8
REF No.	PARTS NAME	CODE NO.	Relation	QTY	UNIT	TYPE
		Model	MNM1221			
Scale	Designed	Drawn	Checked	Approved	Sheet	Name
						Reference Circuit (BCM5221)
		No.				SR-MNM1221-BCM